|
US2008258217A1
|
|
Semiconductor device structure for anti-fuse
|
|
US2006239070A1
|
|
High density memory array system
|
|
US2007018245A1
|
|
Fringing field induced localized charge trapping memory
|
|
TW200618287A
|
|
Fringing field induced localized charge trapping memory
|
|
US2005237797A1
|
|
Memory array
|
|
TW200531221A
|
|
Layout for memory cells
|
|
US7030448B2
|
|
Mask ROM and the method of forming the same and the scheme of reading the device
|
|
US7235848B2
|
|
Nonvolatile memory with spacer trapping structure
|
|
US6885072B1
|
|
Nonvolatile memory with undercut trapping structure
|
|
TW200503189A
|
|
Method of fabricating multi-bits notched-gate memory cells
|
|
TW200428771A
|
|
Input device and method using surface acoustic wave transponder
|
|
TW200423309A
|
|
The method of fabricating and operating multi-bits masked read-only-memory
|
|
US6740927B1
|
|
Nonvolatile memory capable of storing multibits binary information and the method of forming the same
|
|
TW200411847A
|
|
Manufacturing method and operation way of multi-bit memory cell
|
|
TW565911B
|
|
Multi-bit memory cell and its manufacturing method, and operation method of reading multi-bit memory cell
|
|
TW540142B
|
|
Multi-bit memory cell and its manufacturing method
|
