|
US2008297263A1
|
|
Filter-based lock-in circuits for PLL and fast system startup
|
|
US2008204120A1
|
|
Pin number reduction circuit and methodology for mixed-signal IC, memory IC, and SOC
|
|
US2007075755A1
|
|
Smart charge-pump circuit for phase-locked loops
|
|
US2006226917A1
|
|
High-performance charge-pump circuit for phase-locked loops
|
|
US2006226915A1
|
|
Adjustable lock-in circuit for phase-locked loops
|
|
US2006158167A1
|
|
Smart start-up circuit for switching regulators
|
|
US2006158261A1
|
|
Smart lock-in circuit for phase-locked loops
|
|
US2006152289A1
|
|
Variable lock-in circuit for phase-locked loops
|
|
US2006152953A1
|
|
Variable start-up circuit for switching regulators
|
|
US2006139072A1
|
|
Z-state circuit for phase-locked loops
|
|
US2006132208A1
|
|
Controllable idle time current mirror circuit for switching regulators, phase-locked loops, and delay-locked loops
|
|
US2006125534A1
|
|
Zero idle time Z-state circuit for phase-locked loops, delay-locked loops, and switching regulators
|
