Learn more

XI'AN KERUI SHENGCHUANG NEW TECH CO LTD

Overview
  • Total Patents
    12
  • GoodIP Patent Rank
    144,126
  • Filing trend
    ⇩ 100.0%
About

XI'AN KERUI SHENGCHUANG NEW TECH CO LTD has a total of 12 patent applications. It decreased the IP activity by 100.0%. Its first patent ever was published in 2016. It filed its patents most often in China. Its main competitors in its focus markets semiconductors, telecommunications and furniture and games are XI'AN KERUISHENG INNOVATION TECH CO LTD, KYOCERA INT INC and SAKUMA MASAO.

Patent filings in countries

World map showing XI'AN KERUI SHENGCHUANG NEW TECH CO LTDs patent filings in countries
# Country Total Patents
#1 China 12

Patent filings per year

Chart showing XI'AN KERUI SHENGCHUANG NEW TECH CO LTDs patent filings per year from 1900 to 2020

Top inventors

# Name Total Patents
#1 Zhang Liang 8
#2 Yin Xiaoxue 5
#3 Zuo Yu 4
#4 Shan Hu 1
#5 Zhang Jie 1
#6 Ran Wenfang 1
#7 Wang Qi 1

Latest patents

Publication Filing date Title
CN107204810A A kind of optical fiber telecommunications system
CN107093634A Microwave PiN diodes
CN106684642A Socket and plug assembly having pulling protection function
CN106876269A Possesses SiO in dipole antenna2The preparation method of the SPiN diodes of protective layer
CN106876873A The preparation method of the GaAs base plasma pin diodes of frequency reconfigurable dipole antenna
CN106876871A The preparation method of SiGe fundamental frequency restructural sleeve-dipole antennas
CN107068560A Preparation method based on mesa-shaped active area PIN diode string in restructural loop aerial
CN106876268A For the preparation method of the GaAs base plasma pin diodes of restructural holographic antenna
CN106876872A The preparation method of the Ge base restructural dipole antennas based on AlAs/Ge/AlAs structures
CN106669139A Auxiliary selecting method for electronic-sport-game players
CN106856177A It is applied to the naked core chip architecture and its manufacture method of test
CN106531723A Preparation method of bare chip test structure