|
US2013193986A1
|
|
Delay line scheme with no exit tree
|
|
US2013037951A1
|
|
Semiconductor package structure with common gold plated metal conductor on die and substrate
|
|
US2012249193A1
|
|
Measurement initialization circuitry
|
|
US2012086488A1
|
|
Differential amplifiers, clock generator circuits, delay lines and methods
|
|
US2012049817A1
|
|
Current generator circuit and method for reduced power consumption and fast response
|
|
US2012038405A1
|
|
Delay lines, amplifier systems, transconductance compensating systems and methods of compensating
|
|
US2012001663A1
|
|
Mixed-mode input buffer
|
|
US2011248752A1
|
|
Clock signal generators having a reduced power feedback clock path and methods for generating clocks
|
