|
JPH07210140A
|
|
Image supply method and graphic control apparatus using spatial redundance in order to improve bandwidth
|
|
JPH07200266A
|
|
Processor for division and square root making use of polynomonal approximation expression of root
|
|
US5204825A
|
|
Method and apparatus for exact leading zero prediction for a floating-point adder
|
|
US5245564A
|
|
Apparatus for multiplying operands
|
|
US5136536A
|
|
Floating-point ALU with parallel paths
|
|
JPH02287821A
|
|
Method and device for high-speed calculation
|
|
US5021985A
|
|
Variable latency method and apparatus for floating-point coprocessor
|
|
US4939686A
|
|
Method and apparatus for shared radix 4 division and radix 4 square root
|
|
US4901267A
|
|
Floating point circuit with configurable number of multiplier cycles and variable divide cycle ratio
|
|
US5027272A
|
|
Method and apparatus for performing double precision vector operations on a coprocessor
|
|
US4866652A
|
|
Floating point unit using combined multiply and ALU functions
|
