|
US2014143509A1
|
|
Method and device for data processing
|
|
DE102013004073A1
|
|
Video stream analysis
|
|
US2014310696A1
|
|
Tool-level and hardware-level code optimization and respective hardware modification
|
|
WO2012003997A1
|
|
Data processing device and method
|
|
US2012017066A1
|
|
Low latency massive parallel data processing device
|
|
US2011145547A1
|
|
Reconfigurable elements
|
|
US2013191817A1
|
|
Optimization of loops and data flow sections in multi-core processor environment
|
|
US2011238948A1
|
|
Method and device for coupling a data processing unit and a data processing array
|
|
US2011060942A1
|
|
Processor arrangement on a chip including data processing, memory, and interface elements
|
|
EP2441005A2
|
|
System and method for a cache in a multi-core processor
|
|
US2011161977A1
|
|
Method and device for data processing
|
|
US2010095088A1
|
|
Reconfigurable elements
|
|
US2010153654A1
|
|
Data processing method and device
|
|
US2009300262A1
|
|
Methods and devices for treating and/or processing data
|
|
US2009146691A1
|
|
Logic cell array and bus system
|
|
US2011173596A1
|
|
Method for facilitating compilation of high-level code for varying architectures
|
|
US2010281235A1
|
|
Reconfigurable floating-point and bit-level data processing unit
|
|
US2009031104A1
|
|
Low Latency Massive Parallel Data Processing Device
|
|
US2007113046A1
|
|
Data processing device and method
|
|
US2007083730A1
|
|
Data processing device and method
|
