|
US2011064214A1
|
|
Methods and Apparatus in Alternate Finite Field Based Coders and Decoders
|
|
US2010299579A1
|
|
Methods and Systems for Error-Correction in Convolutional and Systematic Convolutional Decoders in Galois Configuration
|
|
US2010164548A1
|
|
Implementing Logic Functions With Non-Magnitude Based Physical Phenomena
|
|
US2010085802A1
|
|
Multi-state latches from n-state reversible inverters
|
|
US2009285326A1
|
|
Generation and detection of non-binary digital sequences
|
|
US2009128190A1
|
|
Implementing logic functions with non-magnitude based physical phenomena
|
|
US2009092250A1
|
|
Methods and systems for N-state signal processing with binary devices
|
|
US2009045988A1
|
|
Methods and systems for modifying the statistical distribution of symbols in a coded message
|
|
US2008244274A1
|
|
Methods and systems for processing of n-state symbols with XOR and EQUALITY binary functions
|
|
US2008180987A1
|
|
Multi-state latches from n-state reversible inverters
|
|
US2008111583A1
|
|
Implementing logic functions with non-magnitude based physical phenomena
|
|
US2007110229A1
|
|
Ternary and Multi-Value Digital Signal Scramblers, Descramblers and Sequence of Generators
|
|
US2007226594A1
|
|
Error correcting decoding for convolutional and recursive systematic convolutional encoded sequences
|
|
US2006282607A1
|
|
Binary digital latches not using only NAND or NOR circuits
|
|
US7580472B2
|
|
Generation and detection of non-binary digital sequences
|
|
US2006164883A1
|
|
Multi-valued scrambling and descrambling of digital data on optical disks and other storage media
|
|
US2006031278A1
|
|
Multi-value digital calculating circuits, including multipliers
|
|
US7218144B2
|
|
Single and composite binary and multi-valued logic functions from gates and inverters
|
|
US7643632B2
|
|
Ternary and multi-value digital signal scramblers, descramblers and sequence generators
|
|
US7002490B2
|
|
Ternary and higher multi-value digital scramblers/descramblers
|
