|
US2008304576A1
|
|
Efficient decoding
|
|
WO2007106700A2
|
|
Transceiver non-linearity cancellation
|
|
US2008151792A1
|
|
Aiding synchronization between master and slave transceivers
|
|
US2008049818A1
|
|
Multiple transmission protocol transceiver
|
|
US2007192505A1
|
|
Auto-sequencing transmission speed of a data port
|
|
US2007140289A1
|
|
Transceiver power backoff
|
|
US2007081475A1
|
|
Multiple modulation rate 10Gbase-T transmission
|
|
US2007042721A1
|
|
Receiver ADC clock delay base on echo signals
|
|
US2006280234A1
|
|
Single amplifier presale processing circuitry
|
|
US2006218458A1
|
|
Efficient decoding
|
|
US7075471B1
|
|
Double-sampled, time-interleaved analog to digital converter
|
|
US7015842B1
|
|
High-speed sampling architectures
|
|
US2006047857A1
|
|
Low-power receiver decoding
|
|
US7366231B2
|
|
Sub-block domain transformation multiple signal processing
|
|
US7333448B2
|
|
Full duplex transceiver
|
|
US7227883B2
|
|
Method and apparatus for domain transformation multiple signal processing
|
