|
US2007296476A1
|
|
Synchronizing clock and aligning signals for testing electronic devices
|
|
US2006210005A1
|
|
Method and apparatus for detecting linear phase error
|
|
EP1701443A1
|
|
Voltage controlled oscillator with additional phase control
|
|
JP2006254447A
|
|
Method and device for modulating phase of edge-detecting signal
|
|
JP2006254440A
|
|
Method and device for detecting linear-phase error
|
|
JP2006250934A
|
|
Method and device for measuring duty cycle
|
|
CA2538485A1
|
|
Method and apparatus for detecting linear phase error
|
|
US2006069971A1
|
|
Method and apparatus for deferred decision signal quality analysis
|
|
JP2007005842A
|
|
Method and device for measuring and displaying data dependent eye diagram
|
|
EP1560333A2
|
|
A method and apparatus for generating variable delay
|
|
US2005246601A1
|
|
Method and apparatus to measure and display data dependent eye diagrams
|
|
US2005222798A1
|
|
Method and apparatus for creating performance limits from parametric measurements
|
|
US7477078B2
|
|
Variable phase bit sampling with minimized synchronization loss
|
|
US2007033448A1
|
|
Method and apparatus for using dual bit decisions to measure bit errors and event occurrences
|
|
JP2004289387A
|
|
Method and system for forming eye diagram using binary data bit decision device
|
|
EP1460793A1
|
|
A method and apparatus for counting the errors of a data signal that are outside the limits of an eye mask
|
|
EP1460792A1
|
|
Method and system for creating an eye diagram
|
|
EP1315327A2
|
|
Apparatus and method for sampling eye diagrams with window comparators
|
|
US7062733B1
|
|
Method and apparatus for delay line calibration
|
|
US2003177438A1
|
|
Method and system for creating an eye diagram using a binary data bit decision mechanism
|
