|
KR20030013013A
|
|
High speed processing methods and circuits of the modified Euclid's algorithm for a Reed-Solomon decoder
|
|
KR20030011978A
|
|
The architecture and the method to process image data in real-time for DSP and Microprocessor
|
|
KR20030008794A
|
|
The Processing Method and Circuits for Viterbi Decoding Algorithm on Programmable Processors
|
|
KR20030008795A
|
|
The Calculation Methods and Cricuits for High-Speed FFT on Programmable Processors
|
|
KR20020082699A
|
|
A modulo arithmetic unit and Processing Method to implement Reed-Solomon algorithm on Programmable Processors
|
|
KR20020067152A
|
|
Finite Impulse Response Filter for Partial Response Maximum Likelihood Hard Disk Drive
|
|
KR20020015482A
|
|
equalizer with Decision Feedback Equalizer structure
|
|
KR20000009720A
|
|
Digital tdl(taped delay line) filter and binary data filtering method
|
|
KR100250072B1
|
|
Timing recovery circuit of digital communication receiver and its timing recovery method
|
|
KR100235537B1
|
|
Variable tap of digital filter and multiplier circuit thereof
|
|
KR100235536B1
|
|
A circuit for multiplier and divider
|
|
KR100222122B1
|
|
Convolution filter used for single accumulated circuit
|
