|
TW201525742A
|
|
Method and system of fast nested-loop circuit verification for process and environmental variation and hierarchical circuits
|
|
US2013117721A1
|
|
Method and system for verification of electrical circuit designs at process, voltage, and temperature corners
|
|
WO2012055045A2
|
|
Method and system for identifying rare-event failure rates
|
|
CA2736445A1
|
|
Monte-carlo based accurate corner extraction
|
|
CA2713743A1
|
|
Proximity-aware circuit design method
|
|
CA2656850A1
|
|
Global statistical optimization, characterization, and design
|
|
CA2652710A1
|
|
Pruning-based variation-aware design
|
|
US2009083680A1
|
|
Model-building optimization
|
|
CA2633162A1
|
|
On-the-fly improvement of certainty of statistical estimates in statistical design, with corresponding visual feedback
|
|
CA2631559A1
|
|
Trustworthy multi-objective structural synthesis and expert knowledge extraction with application to analog circuit design
|
|
CA2594112A1
|
|
Data-mining-based knowledge extraction and visualization of analog/mixed-signal/custom digital circuit design flow
|
|
US2008022232A1
|
|
Data-mining-based knowledge extraction and visualization of analog/mixed-signal/custom digital circuit design flow
|
|
CA2594140A1
|
|
Interactive schematic for use in analog, mixed-signal, and custom digital circuit design
|
|
US2008022251A1
|
|
Interactive schematic for use in analog, mixed-signal, and custom digital circuit design
|
|
CA2594135A1
|
|
System and method for determining and visualizing tradeoffs between yield and performance in electrical circuit designs
|
|
US2008022239A1
|
|
System and method for determining and visualizing tradeoffs between yield and performance in electrical circuit designs
|
|
CA2581052A1
|
|
Modeling of systems using canonical form functions and symbolic regression
|
|
CA2538615A1
|
|
Canonical form functions and symbolic regression in modeling analog circuits
|
