|
US4646425A
|
|
Method for making a self-aligned CMOS EPROM wherein the EPROM floating gate and CMOS gates are made from one polysilicon layer
|
|
US4590665A
|
|
Method for double doping sources and drains in an EPROM
|
|
US4598460A
|
|
Method of making a CMOS EPROM with independently selectable thresholds
|
|
US4518879A
|
|
Stable rail sense amplifier in CMOS memories
|
|
US4574467A
|
|
N- well CMOS process on a P substrate with double field guard rings and a PMOS buried channel
|
|
US4380115A
|
|
Method of making a semiconductor device with a seal
|
|
US4280212A
|
|
Multiplexing system for a solid state timing device
|
|
US4208639A
|
|
Constant current source stabilized semiconductor oscillator
|
|
JPS55612A
|
|
Bistable semiconductor flippflop having high feedback resistance
|
|
US4213141A
|
|
Hybrid transistor
|
|
CA1070853A
|
|
Seal for a semiconductor device and method therefor
|
|
US4083020A
|
|
Voltage controlled oscillator
|
|
US4104860A
|
|
High speed dynamic flip-flop system
|
|
US4124807A
|
|
Bistable semiconductor flip-flop having a high resistance feedback
|
|
US3979681A
|
|
System and method for decoding reset signals of a timepiece for providing internal control
|
|
US3980897A
|
|
Logic gating system and method
|
