|
US2018276161A1
|
|
PCIe VIRTUAL SWITCHES AND AN OPERATING METHOD THEREOF
|
|
US2018277236A1
|
|
Memory system with diagnose command and operating method thereof
|
|
CN107544925A
|
|
Accumulator system and the method for accelerating boot time
|
|
CN106997777A
|
|
VSS LDPC decoders with improved hard decoder handling capacity
|
|
US2017024163A1
|
|
Data temperature profiling by smart counter
|
|
US2017012609A1
|
|
Start-up circuit for bandgap reference
|
|
CN106339343A
|
|
Peripheral Component Interconnect Express Card
|
|
US2016372208A1
|
|
Read disturb reclaim policy
|
|
US2016359502A1
|
|
One-shot decoder for two-error-correcting BCH codes
|
|
US2016336948A1
|
|
Apparatus for correcting gain error of analog-to-digital converter
|
|
US2016276036A1
|
|
System optimization in flash memories
|
|
US2016276039A1
|
|
Memory controller and operating method thereof
|
|
CN105938728A
|
|
Encoder and decoder design for near-balanced codes
|
|
US2016180897A1
|
|
Driver structure for chip-to-chip communications
|
|
US2016179401A1
|
|
Memory system and the operation method thereof
|
|
US2016164543A1
|
|
Turbo product codes for NAND flash
|
|
US2016149592A1
|
|
Apparatus and method for turbo product codes
|
|
US2016133333A1
|
|
Optimal read threshold estimation
|
|
US2016133334A1
|
|
Read-threshold calibration in a solid state storage system
|
|
US2016118984A1
|
|
Calibration device and memory system having the same
|
