Supporting circuitry and method for controlling pixels
US6714206B1
Method and system for spatial-temporal dithering for displays with overlapping pixels
US7103013B1
Bidirectional bridge circuit having high common mode rejection and high input sensitivity
US6985005B1
Differential amplifiers using asymmetric transfer characteristics to suppress input noise in output logic signals
US6809567B1
System and method for multiple-phase clock generation
US6717478B1
Multi-phase voltage controlled oscillator (VCO) with common mode control
US7058121B1
Logic gates including diode-connected metal-oxide-semiconductor field-effect transistors (MOSFETS) to control input threshold voltage levels and switching transients of output logic signals
US7257129B2
Memory architecture with multiple serial communications ports
WO02058318A1
Method and apparatus for recovering n times oversampled data by selection of n phase shifted sampling clocks out of n*x interpolated clocks according to the relative values of the sampled data
