|
US2018321941A1
|
|
System and method for reducing non-linearity in mixed signal processing using complex polynomial vector processor
|
|
US2019132225A1
|
|
System and method for estimating high speed doppler in lte using sub-sampling and error indicators
|
|
US2017271781A1
|
|
Smart antenna system for achieving circularly polarized and electrically downtilted phased array signals
|
|
US2017272086A1
|
|
Slew rate locked loop
|
|
US2017103042A1
|
|
System and method for optimizing mixed radix fast fourier transform and inverse fast fourier transform
|
|
US2017098027A1
|
|
Area aware schematic design by analysing area of each component using scripting languages
|
|
US2017093226A1
|
|
Methods and circuits for monitoring and regulating voltage across a low voltage device driven by a long line carrying radio frequency signals
|
|
US2017078088A1
|
|
System and method for securing wireless communication through physical layer control and data channel
|
|
US2017079040A1
|
|
Method and system of relaying in cellular systems
|
|
US2017070997A1
|
|
System and method for enhancing channel estimation at a receiver
|
|
US2017070966A1
|
|
Automatic gain control based on signal spectrum sensing
|
|
US2017111013A1
|
|
Voltage follower circuit to mitigate gain loss caused by finite output impedance of transistors
|
|
US2016359315A1
|
|
Protection circuit for low voltage devices driven by a high voltage circuit
|
|
US2016344350A1
|
|
Method and system for linearizing a radio frequency power amplifier
|
|
US2017078048A1
|
|
Method and system for symbol level interference cancellation at a receiver for multiuser detection
|
|
US2017063493A1
|
|
Methods and circuits for performing cyclic redundancy check (crc) of an input data stream
|
|
US2016344354A1
|
|
Impedance synthesis for optimum frequency response of a radio frequency (RF) amplifier
|
|
US2016365991A1
|
|
Method and System for Performing Optimized Channel Estimation
|
|
US2015212934A1
|
|
System and method to convert lock-free algorithms to wait-free using a hardware accelerator
|
|
US2015249508A1
|
|
System and method for reducing on-chip memory for frame buffer storage in WCDMA receiver
|
