|
FR2674084A1
|
|
DEVICE FOR TRIGGERING MULTIPLE TIMERS.
|
|
FR2630606A1
|
|
Routing method and packet switching networks in particular for business networks and user facilities in a broadband public network
|
|
FR2618965A1
|
|
Temporal switching system for packets of different lengths
|
|
FR2618624A1
|
|
Hybrid time multiplex switching system with optimized buffer memory
|
|
FR2617302A1
|
|
Circuit for storing availability states of logical resources, such as memory cells, and establishing free resource addresses
|
|
FR2592540A1
|
|
Multiplex packet switching system.
|
|
FR2586876A1
|
|
Bit-to-bit temporal assembly and serialization of multiplex packets.
|
|
EP0168330A1
|
|
Device for the automatic synchronisation of a local clock with a data signal, and sampling circuit for its application
|
|
FR2589656A1
|
|
Method and device for converting multi-frame of digital channels into multi-frame of packets
|
|
FR2567697A1
|
|
Device for locating the transitions of a data signal in relation to a clock signal and framing mechanism comprising such a device
|
|
FR2565051A1
|
|
High speed multiplex transmission system
|
|
US4603416A
|
|
(Time division multiplex) switching system for routing trains of constant length data packets
|
|
FR2535135A1
|
|
Digital packet multiplex synchronization system
|
|
JPS55153494A
|
|
Time division multiplexer exchange network having associative buffer memory
|
|
FR2454242A1
|
|
Time division multiplex switching network in which the buffer memory is associative, circulated and in the form of a coupled load device
|
