|
CN101882922A
|
|
Signal generator
|
|
CN101860353A
|
|
Clock circuit control device in digital-analog mixed chip and method thereof
|
|
CN101917185A
|
|
D latch and 50% duty ratio tri-frequency divider using D-latch
|
|
CN101867346A
|
|
Signal frequency-mixing method based on passive mixer and zero intermediate frequency receiver
|
|
CN101873128A
|
|
Coupled structure of passive mixer and active filter and receiver
|
|
CN101834566A
|
|
Low noise amplifier and over distortion method based on same
|
|
CN101854151A
|
|
Frequency tuning method and system for transconductance-capacitance filter
|
|
CN101854157A
|
|
Frequency generation device and method
|
|
CN101840242A
|
|
CMOS low power consumption voltage current offset start-up circuit
|
|
CN101860323A
|
|
Device, system and method for correcting direct current offset
|
|
CN101848533A
|
|
Automatic gain control (AGC) method of radio frequency loop of TD-SCDMA (Time Division-Synchronization Code Division Multiple Access) terminal
|
|
CN101841342A
|
|
Method, device and system for realizing signal transmission with low power consumption
|
|
CN101799506A
|
|
Chip test method, device and system based on script control
|
|
CN101820261A
|
|
Device for correcting cut-off frequency of filter
|
|
CN101834818A
|
|
GMSK (Guassian Minimum Shift Keying) modulation device and method
|
|
CN101847995A
|
|
High-precision digital-to-analog converter and method for improving resistor matching precision thereof
|
|
CN101847028A
|
|
Dynamic compensation circuit with ultra-low power consumption and linear regulator with the same
|
|
CN101847928A
|
|
Quick starting circuit and method of low-noise linear regulator
|
