|
US2017177061A1
|
|
Power saving in multi-directional data transfer
|
|
US9356608B1
|
|
Method and apparatus for controlling mismatch in a voltage controlled oscillator array
|
|
US9257144B1
|
|
Shingled magnetic record hard disk drive and method for creating a logical disk from physical tracks
|
|
US9344271B1
|
|
Digital correction of spurious tones caused by a phase detector of a hybrid analog-digital delta-sigma modulator based fractional-N phase locked loop
|
|
US9094033B1
|
|
Quantization noise-shaping device
|
|
US9257977B1
|
|
Duty-cycle distortion self-correcting delay line
|
|
US9124287B1
|
|
Scrambler with built in test capabilities for unary DAC
|
|
US9350399B1
|
|
Method and apparatus for baseband processing an analog signal in a direct conversion radio receiver
|
|
US9104825B1
|
|
Method of reducing current leakage in a product variant of a semiconductor device
|
|
US2016064096A1
|
|
Nonvolatile memory system that uses programming time to reduce bit errors
|
|
US9021440B1
|
|
System and method for automated test script generation
|
|
US9112517B1
|
|
Low-noise flexible frequency clock generation from two fixed-frequency references
|
|
US9384093B1
|
|
Raid enabled NVME device
|
|
US9325347B1
|
|
Forward error correction decoder and method therefor
|
|
US2014281762A1
|
|
System and method for random noise generation
|
|
US2014281823A1
|
|
System and method with reference voltage partitioning for low density parity check decoding
|
|
US9083349B1
|
|
Voltage controlled oscillator with common mode adjustment start-up
|
|
US2014133544A1
|
|
Compensation factor reduction in an unrolled decision feedback equalizer
|
|
US9170876B1
|
|
Method and system for decoding encoded data stored in a non-volatile memory
|
|
US9336173B1
|
|
Method and switch for transferring transactions between switch domains
|
