|
US2014067736A1
|
|
Methods and systems for power management in a pattern recognition processing system
|
|
US2014025614A1
|
|
Methods and devices for programming a state machine engine
|
|
US2013159670A1
|
|
Counter operation in a state machine lattice
|
|
US2013154685A1
|
|
Boolean logic in a state machine lattice
|
|
US2011145544A1
|
|
Multi-level hierarchical routing matrices for pattern-recognition processors
|
|
US2011145271A1
|
|
Methods and apparatuses for reducing power consumption in a pattern recognition processor
|
|
US2010332809A1
|
|
Methods and devices for saving and/or restoring a state of a pattern-recognition processor
|
|
US2010185647A1
|
|
Devices, systems, and methods for communicating pattern matching results of a parallel pattern search engine
|
|
US2010169538A1
|
|
Systems, methods, and devices for configuring a device
|
|
US2010138634A1
|
|
Devices, systems, and methods to synchronize parallel processing of a single data stream
|
|
US2010138635A1
|
|
Systems and methods for managing endian mode of a device
|
|
US2010138432A1
|
|
Systems and methods to enable identification of different data sets
|
|
US2010122024A1
|
|
Methods and systems for devices with a self-selecting bus decoder
|
|
US2010115347A1
|
|
Pattern-recognition processor with results buffer
|
|
US2010100714A1
|
|
Methods of indirect register access including automatic modification of a directly accessible address register
|
|
US2010100691A1
|
|
Indirect register access method and system
|
