Method and apparatus for parallel decoding of instructions with branch prediction look-up
US5369748A
Bus arbitration in a dual-bus architecture where one bus has relatively high latency
WO9113402A1
Two-level branch prediction cache
US5125093A
Interrupt control for multiprocessor computer system
US5226130A
Method and apparatus for store-into-instruction-stream detection and maintaining branch prediction cache consistency
US5230068A
Cache memory system for dynamically altering single cache memory line as either branch target entry or pre-fetch instruction queue based upon instruction sequence
US5093778A
Integrated single structure branch prediction cache
US5226126A
Processor having plurality of functional units for orderly retiring outstanding operations based upon its associated tags
