US2019260504A1
|
|
Systems and methods for maintaining network-on-chip (noc) safety and reliability
|
US2019266089A1
|
|
Application mapping on hardened network-on-chip (noc) of field-programmable gate array (fpga)
|
US2019266088A1
|
|
Backbone network-on-chip (noc) for field-programmable gate array (fpga)
|
US2019258573A1
|
|
Bandwidth weighting mechanism based network-on-chip (NoC) configuration
|
US2019266307A1
|
|
System on chip (soc) builder
|
US2019258572A1
|
|
Enhanced page locality in network-on-chip (noc) architectures
|
US2019259113A1
|
|
Repository of integration description of hardware intellectual property for NoC construction and SoC integration
|
US2018227180A1
|
|
System-on-chip (SoC) optimization through transformation and generation of a network-on-chip (NoC) topology
|
US2019260644A1
|
|
Automatic crossbar generation and router connections for network-on-chip (NOC) topology generation
|
US2018219738A1
|
|
Cost management against requirements for the generation of a NoC
|
US2018183726A1
|
|
Traffic mapping of a network on chip through machine learning
|
US2018159786A1
|
|
Interface virtualization and fast path for network on chip
|
US2018074572A1
|
|
Systems and methods for facilitating low power on a network-on-chip
|
US2018227215A1
|
|
Systems and methods for NoC construction
|
US2018198687A1
|
|
Infrastructure to Apply Machine Learning for NoC Construction
|
US2018198734A1
|
|
Extracting features from a NoC for machine learning construction
|
US2018197110A1
|
|
Metrics to Train Machine Learning Predictor for NoC Construction
|
US2018198738A1
|
|
Buffer sizing of a NoC through machine learning
|
US2018198682A1
|
|
Strategies for NoC Construction Using Machine Learning
|
US2018183715A1
|
|
System and method for network on chip construction through machine learning
|