|
US2012254846A1
|
|
System and method for optimizing a code section by forcing a code section to be executed atomically
|
|
US2012005461A1
|
|
System and method for performing incremental register checkpointing in transactional memory
|
|
US2011246993A1
|
|
System and method for executing a transaction using parallel co-transactions
|
|
US2011246725A1
|
|
System and method for committing results of a software transaction using a hardware transaction
|
|
US2009282386A1
|
|
System and method for utilizing available best effort hardware mechanisms for supporting transactional memory
|
|
US2009282410A1
|
|
Systems and methods for supporting software transactional memory using inconsistency-aware compilers and libraries
|
|
US2009282405A1
|
|
System and method for integrating best effort hardware mechanisms for supporting transactional memory
|
|
US2009125548A1
|
|
System and method for implementing shared scalable nonzero indicators
|
|
US2006173885A1
|
|
Obstruction-free data structures and mechanisms with separable and/or substitutable contention management mechanisms
|
|
US8074030B1
|
|
Using transactional memory with early release to implement non-blocking dynamic-sized data structure
|
