|
US2021034979A1
|
|
Neural network data computation using mixed-precision
|
|
US2020202195A1
|
|
Neural network processing using mixed-precision data representation
|
|
US2020225955A1
|
|
Address manipulation using indices and tags
|
|
WO2020146724A1
|
|
Address manipulation using indices and tags
|
|
US2020184309A1
|
|
Neural network processing using specialized data representation
|
|
WO2020118051A1
|
|
Neural network processing using specialized data representation
|
|
US2020034262A1
|
|
Processor array redundancy
|
|
US2019138308A1
|
|
Unaligned memory accesses
|
|
WO2019046723A1
|
|
Implicit global pointer relative addressing for global memory access
|
|
WO2019046710A1
|
|
Unified logic for aliased processor instructions
|
|
WO2019046716A1
|
|
Pointer-size controlled instruction processing
|
|
WO2019046742A1
|
|
Saving and restoring non-contiguous blocks of preserved registers
|
|
US2019065202A1
|
|
Pointer-size controlled instruction processing
|
|
GB201712880D0
|
|
Fault detecting and fault tolerant multi-threaded processors
|
|
GB201613251D0
|
|
AES hardware implementation
|
|
GB201610541D0
|
|
Method of fetching instructions in an instruction fetch unit
|
|
US2017293486A1
|
|
Processors supporting atomic writes to multiword memory locations and methods
|
|
US2017206086A1
|
|
Execution of load instructions in a processor
|
|
US2017132009A1
|
|
Fetch ahead branch target buffer
|
|
GB201517325D0
|
|
Check pointing a shift register
|
