|
US2012246435A1
|
|
Storage system exporting internal storage rules
|
|
US2012246443A1
|
|
Independent management of data and parity logical block addresses
|
|
US2012246391A1
|
|
Block management schemes in hybrid SLC/MLC memory
|
|
US2012320672A1
|
|
Memory device readout using multiple sense times
|
|
US2012320671A1
|
|
Memory device with reduced sense time readout
|
|
US8493781B1
|
|
Interference mitigation using individual word line erasure operations
|
|
US8645794B1
|
|
Data storage in analog memory cells using a non-integer number of bits per cell
|
|
US8856475B1
|
|
Efficient selection of memory blocks for compaction
|
|
US9104580B1
|
|
Cache memory for hybrid disk drives
|
|
US8677054B1
|
|
Memory management schemes for non-volatile memory devices
|
|
US2009319843A1
|
|
Method and apparatus for error correction
|
|
US2009259797A1
|
|
Method, apparatus and computer readable medium for storing data on a flash device using multiple writing modes
|
