Parallel processor system with highly flexible local control capability, including selective inversion of instruction signal and control of bit shift amount
US5243699A
Input/output system for parallel processing arrays
EP0509058A1
Router chip with quad-crossbar and hyperbar personalities
EP0509055A1
Parallel processor memory system
US5280474A
Scalable processor to processor and processor-to-I/O interconnection network and method for parallel processing arrays
US5313590A
System having fixedly priorized and grouped by positions I/O lines for interconnecting router elements in plurality of stages within parrallel computer
