|
US2013099570A1
|
|
Systems and methods for zero-delay wakeup for power gated asynchronous pipelines
|
|
US2011078644A1
|
|
Asychronous system analysis
|
|
US2011066873A1
|
|
Multi-clock asynchronous logic circuits
|
|
US7900078B1
|
|
Asynchronous conversion circuitry apparatus, systems, and methods
|
|
US2011016439A1
|
|
Reset mechanism conversion
|
|
US2011012666A1
|
|
Non-predicated to predicated conversion of asynchronous representations
|
|
US2010303067A1
|
|
Asynchronous pipelined interconnect architecture with fanout support
|
|
US7564809B1
|
|
Event-synchronization protocol for parallel simulation of large-scale wireless networks
|
