|
US6122337A
|
|
Modular circuitry architecture for residual time stamp service clock regenerator phase locked loop
|
|
US6144714A
|
|
Programmable fractional frequency digital frequency synthesizer for synchronous residual time stamp service clock regenerator phase locked loop
|
|
US5970107A
|
|
Synchronous residual time stamp service clock regenerator phase locked loop phase comparator and loop filter
|
|
US6011823A
|
|
Combined synchronous residual time stamp generator and service clock regenerator architecture
|
|
US6128303A
|
|
Asynchronous transfer mode cell processing system with scoreboard scheduling
|
|
US5748631A
|
|
Asynchronous transfer mode cell processing system with multiple cell source multiplexing
|
|
US5860148A
|
|
Asynchronous transfer mode cell processing system with cell buffer space gathering
|
|
US5794025A
|
|
Method and device for performing modulo-based arithmetic operations in an asynchronous transfer mode cell processing system
|
|
US5748630A
|
|
Asynchronous transfer mode cell processing system with load multiple instruction and memory write-back
|
