US2011081100A1
|
|
Using a pixel offset for evaluating a plane equation
|
US2011072244A1
|
|
Credit-based streaming multiprocessor warp scheduling
|
US2011069076A1
|
|
Register indexed sampler for texture opcodes
|
US8174531B1
|
|
Programmable graphics processor for multithreaded execution of programs
|
US8976195B1
|
|
Generating clip state for a batch of vertices
|
US8200940B1
|
|
Reduction operations in a synchronous parallel thread processing system with disabled execution threads
|
US9304775B1
|
|
Dispatching of instructions for execution by heterogeneous processing engines
|
US2008143730A1
|
|
Hierarchical processor array
|
US8223158B1
|
|
Method and system for connecting multiple shaders
|
US8087029B1
|
|
Thread-type-based load balancing in a multithreaded processor
|
US8108872B1
|
|
Thread-type-based resource allocation in a multithreaded processor
|
US2008024506A1
|
|
Programmable graphics processor for multithreaded execution of programs
|