CN106230404A
|
|
Sequential control circuit
|
CN106161274A
|
|
Frame information physical copy method and system in Ethernet switching chip
|
CN106130822A
|
|
Uniformly send the method and system of CCM message
|
CN105978824A
|
|
Frame queue scheduling traffic shaping method and system
|
CN106130823A
|
|
Uniformly send the method and system of BFD message
|
CN105933086A
|
|
Method and device for realizing precise clock protocol in media access control module
|
CN106200852A
|
|
Wake-up switch circuit and terminal
|
CN106126461A
|
|
The apparatus and method of parallel high-speed interface between field-programmable gate array
|
CN106205687A
|
|
Memorizer and search control circuit thereof
|
CN106205686A
|
|
Memory matched line dynamic latching circuit
|
CN106202638A
|
|
Chip verification platform emulation ending control method and system
|
CN106202645A
|
|
Verification platform CPU reference model design method and system
|
CN106209307A
|
|
Interconnected method and system between many FPGA sheets
|
CN106205664A
|
|
Memory read/write transmission gate management and control circuit
|
CN106209499A
|
|
A kind of Ethernet of stablizing is given out a contract for a project the method and apparatus of tester flow
|
CN106201945A
|
|
Bit width conversion device
|
CN105933231A
|
|
UP MEP (Maintenance association End Point) message processing method and system
|
CN106209640A
|
|
Down MEP message processing method and system
|
CN105897631A
|
|
Guest room night getup guidance system
|
CN105848154A
|
|
Method for carrying out wireless identity authentication based on RSSI ranging
|