|
US2017227995A1
|
|
Method and system for implicit authentication
|
|
US2010281273A1
|
|
System and method for processor-based security
|
|
US2010180083A1
|
|
Cache memory having enhanced performance and security features
|
|
US2010042824A1
|
|
Hardware trust anchors in SP-enabled processors
|
|
US2009138534A1
|
|
Microprocessor shifter circuits utilizing butterfly and inverse butterfly routing circuits, and control circuits therefor
|
|
WO0189098A2
|
|
A method and system for performing permutations with bit permutation instructions
|
|
WO0189131A2
|
|
A method and system for performing permutations using permutation instructions based on modified omega and flip stages
|
|
US2738898A
|
|
Combination flat tissue and roll-type paper towel holders
|
