US2011153706A1
|
|
Fast fourier transform architecture
|
US2011007795A1
|
|
Compressed sensing characterization system and method
|
US2011010509A1
|
|
System and method of sorting and calculating statistics on large data sets with a known value range
|
US2011007300A1
|
|
Method and apparatus for covertly marking targets
|
US2010169403A1
|
|
System for matrix partitioning in large-scale sparse matrix linear solvers
|
US2010164680A1
|
|
System and method for identifying people
|
US2009228628A1
|
|
Multi-fpga pci express x16 architecture
|
US2009178043A1
|
|
Switch-based parallel distributed cache architecture for memory access on reconfigurable computing platforms
|
US2009175158A1
|
|
Coded virtual channel network
|
US2009171632A1
|
|
Automatic BNE seed calculator
|
US2009168932A1
|
|
Multiple stream multiple rate resampling component
|
US2008263317A1
|
|
Reading and writing a memory element within a programmable processing element in a plurality of modes
|
US2008263499A1
|
|
Datapipe interpolation device
|
US2008263322A1
|
|
Mac architecture for pipelined accumulations
|
US2008180325A1
|
|
Method and apparatus for estimating geolocations
|
US2008155164A1
|
|
Datapipe CPU register array and methods of use
|
US2008155138A1
|
|
Datapipe CPU register array
|
US7345603B1
|
|
Method and apparatus for compressed sensing using analog projection
|
US2008107222A1
|
|
System and method for signal phase correction
|
US2008101480A1
|
|
System and method for symbol rate estimation using vector velocity
|