|
US2018314567A1
|
|
Exclusion monitors
|
|
US2017316345A1
|
|
Machine learning aggregation
|
|
US2017294185A1
|
|
Segmentation using prior distributions
|
|
US2017294192A1
|
|
Classifying Signals Using Mutual Information
|
|
US2017125073A1
|
|
Affinity data collection in a computing system
|
|
US2017294184A1
|
|
Segmenting Utterances Within Speech
|
|
US2017083477A1
|
|
Memory controller for a network on a chip device
|
|
WO2017069948A1
|
|
Register communication in a network-on-a-chip architecture
|
|
US2018088904A1
|
|
Dedicated fifos in a multiprocessor system
|
|
US2017195259A1
|
|
Flow control through packet router
|
|
US2018048562A1
|
|
Network Processor Inter-Device Packet Source ID Tagging for Domain Security
|
|
US2018041434A1
|
|
Router path selection and creation in a single clock cycle
|
|
US2018039518A1
|
|
Arbitrating access to a resource that is shared by multiple processors
|
|
US2018006938A1
|
|
Application Domain Security
|
|
US2017357705A1
|
|
Performing a synchronization operation on an electronic device
|
|
US2017351555A1
|
|
Network on chip with task queues
|
|
US2017337084A1
|
|
Compute unit including thread dispatcher and event register and method of operating same to enable communication
|
|
US2017316790A1
|
|
Estimating Clean Speech Features Using Manifold Modeling
|
|
US2017302430A1
|
|
Asynchronous Interface For Communications Between Computing Resources That Are In Different Clock Domains
|
|
US2017279714A1
|
|
Chained packet sequences in a network on a chip architecture
|
