|
US2014071740A1
|
|
OTP scheme with multiple magnetic tunnel junction devices in a cell
|
|
US2014071741A1
|
|
OTP cell with reversed MTJ connection
|
|
US2014071739A1
|
|
Reference level adjustment scheme
|
|
US2014071738A1
|
|
Reference cell repair scheme
|
|
US2013100725A1
|
|
System and method for MRAM having controlled averagable and isolatable voltage reference
|
|
US2013076390A1
|
|
Programmable logic sensing in magnetic random access memory
|
|
US2013028009A1
|
|
Non-volatile memory saving cell information in a non-volatile memory array
|
|
US2012057400A1
|
|
System and method for shared sensing MRAM
|
|
US2012218805A1
|
|
Non-volatile memory array configurable for high performance and high density
|
|
US2012218815A1
|
|
Magnetic random access memory (MRAM) read with reduced disturb failure
|
|
US2012188817A1
|
|
Read sensing circuit and method with equalization timing
|
|
US2012188816A1
|
|
Row-decoder circuit and method with dual power systems
|
|
US2012044755A1
|
|
System and method of reference cell testing
|
|
US2011280057A1
|
|
Memory device having a local current sink
|
|
US2011235391A1
|
|
Reference cell write operations at a memory
|
|
US2011194333A1
|
|
System and method to select a reference cell
|
|
US2011170338A1
|
|
System and method to control a direction of a current applied to a magnetic tunnel junction
|
