|
EP3671488A1
|
|
System for multiplying matrices by blocks
|
|
EP3674898A1
|
|
Configurable inter-processor synchronisation system
|
|
FR3097993A1
|
|
Dot product operator of floating-point numbers that rounds correctly
|
|
FR3097992A1
|
|
Merged addition and multiplication operator for mixed precision floating point numbers for correct rounding
|
|
EP3174255A1
|
|
Token bucket flow-rate limiter
|
|
FR3048526A1
|
|
ATOMIC LIMITED RANGE TRAINING AT AN INTERMEDIATE CACHE LEVEL
|
|
EP3018886A1
|
|
A method for dispatching network frames among processing resources
|
|
CN105159785A
|
|
Hardware synchronization barrier between processing units
|
|
EP2947562A1
|
|
Bit-matrix multiplication using explicit register
|
|
EP2950214A2
|
|
Material synchronisation barrier between processing elements
|
|
WO2014202889A1
|
|
System for translating virtual addresses into physical addresses for communication channels of a network
|
|
FR3021427A1
|
|
VLIW TYPE INSTRUCTION PACKAGE STRUCTURE AND PROCESSOR ADAPTED TO PROCESS SUCH INSTRUCTION PACKAGE
|
|
FR3021433A1
|
|
INTER-PROCESSOR SYNCHRONIZATION SYSTEM
|
|
WO2014091113A1
|
|
Data grouping system for improving the write rate in a dynamic memory
|
|
CN104081735A
|
|
System for the transmission of concurrent data streams over a network
|
|
US2014301207A1
|
|
System for transmitting concurrent data flows on a network
|
|
US2014164737A1
|
|
Apparatus and method for combining thread warps with compatible execution masks for simultaneous execution and increased lane utilization
|
|
US2014301205A1
|
|
Stream management in an on-chip network
|
|
EP2562654A1
|
|
Extensible network-on-chip
|
|
FR2989797A1
|
|
REDUCING THE ELECTRICAL CONSUMPTION OF A PROCESSOR MATRIX
|
