|
GB202103491D0
|
|
Method of performing hardware efficient unbiased rounding of a number
|
|
GB202103329D0
|
|
A computer system and method using a first page table and a second page table
|
|
GB202102728D0
|
|
Implementation of softmax and exponential in hardware
|
|
GB202102370D0
|
|
Graphics processing systems and methods
|
|
GB202101013D0
|
|
Method and system for safety critical rendering of a frame
|
|
GB202101014D0
|
|
Method and system for safety critical rendering of a frame
|
|
GB202100937D0
|
|
Implementing dilated convolution in hardware
|
|
GB202100044D0
|
|
Implementing fully-connected neural-network layers in hardware
|
|
GB202100046D0
|
|
Implementing fully-connected neural-network layers in hardware
|
|
GB202020392D0
|
|
Training a neural network comprising a plurality of layers
|
|
GB202020386D0
|
|
Training a neural network
|
|
GB202020385D0
|
|
Compressing a set of coefficients for subsequent use in a neural network
|
|
GB202020128D0
|
|
Graphics processing systems and methods
|
|
GB202019527D0
|
|
Processing tasks in a processing system
|
|
GB202019500D0
|
|
Intersection testing for ray tracing
|
|
GB202018943D0
|
|
Data compression and packing
|
|
GB202018944D0
|
|
Data compression and packing
|
|
GB202018547D0
|
|
Method and system for enabling communication between multiple virtual platforms
|
|
GB202017885D0
|
|
Building and scheduling tasks for parallel processing
|
|
GB202016314D0
|
|
Verification of hardware design for an integrated circuit that implements a function that is polynomial in one or more sub-functions
|
