Bounding box prefetcher with reduced warm-up penalty on memory block crossings
US2011238923A1
Combined L2 cache and L1D cache prefetcher
US2011264860A1
Multi-modal data prefetcher
US2011040955A1
Store-to-load forwarding based on load/store address computation source information comparisons
US2010250859A1
Prefetching of next physically sequential cache line after cache line that includes loaded page table entry
US2010306506A1
Microprocessor that refrains from executing a mispredicted branch in the presence of an older unretired cache-missing load instruction
US2010299484A1
Low power high speed load-store collision detector
US2010306475A1
Data cache with modified bit array
US2010306478A1
Data cache with modified bit array
US2010205406A1
Out-of-order execution microprocessor that speculatively executes dependent memory access instructions by predicting no value change by older instructions that load a segment register
US2010011198A1
Microprocessor with multiple operating modes dynamically configurable by a device driver based on currently running applications
US2009204800A1
Microprocessor with microarchitecture for efficiently executing read/modify/write memory operand instructions
