|
AU7494698A
|
|
Testing the integrity of an electrical connection to a device using an onboard controllable signal source
|
|
US5717870A
|
|
Serial port controller for preventing repetitive interrupt signals
|
|
US5627533A
|
|
Adjusting encoding table size and memory allocation for data compression in response to input data
|
|
US5654983A
|
|
Method and apparatus of operating data communications equipment in command mode and autobauding
|
|
EP0622740A1
|
|
Character set translator for data communication networks
|
|
CA2114408A1
|
|
Method and apparatus for accurately estimating a clock frequency and for simulating a precision clock oscillator
|
|
US5493648A
|
|
Display update controller
|
|
US5384770A
|
|
Packet assembler
|
|
US5218683A
|
|
Method and apparatus for concealing the enablement of a device by modifying a status word
|
|
CA1318413C
|
|
Method for memory addressing and control with reversal of higher and lower address
|
|
CA1311281C
|
|
Modem with improved digital signal processor
|
|
CA1313544C
|
|
Rapidly converging phase-locked loop with a quadrant sensitive phase step size
|
|
EP0459279A1
|
|
Global line interface module construction and telecommunications device employing same
|
|
US5101320A
|
|
Apparatus for rack mounting multiple circuit boards
|
|
CA2034554A1
|
|
Method and apparatus for controlling a plurality of modems in a rack-mountable enclosure
|
|
CN1052739A
|
|
Method and apparatus for serial date flow control
|
|
CA2025752A1
|
|
Method and apparatus for communicating an address from a peripheral device to a host computer
|
|
CA2025511A1
|
|
Method and apparatus for concealing the enablement of a device by modifying a status word
|
|
US5007020A
|
|
Method for memory addressing and control with reversal of higher and lower address
|
|
CA2015882A1
|
|
Apparatus for rack mounting multiple circuit boards
|
