CN105307084A
|
|
Method for converting dual-track signal to single-track signal to output
|
CN105306074A
|
|
Method for lowering power consumption of LDPC (Low Density Parity Check) decoder
|
CN105306073A
|
|
Method for improving performance of LDPC (Low Density Parity Check) decoder by utilizing given information
|
CN105049056A
|
|
One-hot code detection circuit
|
CN104410893A
|
|
Method for adjusting DDR working frequency through television demodulation SOC
|
CN104394390A
|
|
Diversity reception method for satellite digital television
|
CN104506202A
|
|
Convergence-facilitating iterative decoding method utilizing given data
|
CN104360976A
|
|
Data encoding and decoding method for DDR (double data rate) interface
|
CN104168089A
|
|
Method for dynamically adjusting data precision in de-interleaving process
|
CN104200844A
|
|
Method for programming and reading OTP ROM (One Time Programmable Read-Only Memory) with password
|
CN103731614A
|
|
Television signal outputting circuit for automatically detecting terminal connection and detecting method
|
CN103684413A
|
|
IO circuit with feedback
|
CN103700394A
|
|
16-bit DDR (Double Data Rate) SDRAM (Synchronous Dynamic Random Access Memory) interface
|
CN102193889A
|
|
I2C bus repeater and read-write method thereof
|
CN102033832A
|
|
Access control method of synchronous dynamic memory
|
CN101950276A
|
|
Memory access unit and program performing method thereof
|
CN101873217A
|
|
Ethernet power supply equipment restart control method and device thereof
|
CN101882973A
|
|
Decoding method for CMMB receiver
|
CN101873142A
|
|
CMMB receiver decoding method
|
CN101710168A
|
|
Method and device thereof for testing system level of video SoC chip
|