|
US2013124590A1
|
|
Reconfigurable cyclic shifter arrangement
|
|
US2012117295A1
|
|
Multi-stage interconnection networks having fixed mappings
|
|
US2012113984A1
|
|
Multi-stage interconnection networks having smaller memory requirements
|
|
US2012099670A1
|
|
Communications system supporting multiple sector sizes
|
|
US2012079340A1
|
|
Communications system employing local and global interleaving/de-interleaving
|
|
US2012017132A1
|
|
Local and global interleaving/de-interleaving on values in an information word
|
|
US2012005552A1
|
|
On-line discovery and filtering of trapping sets
|
|
US2012005551A1
|
|
Breaking trapping sets using targeted bit adjustment
|
|
US2011320902A1
|
|
Multi-mode layered decoding
|
|
US8402348B1
|
|
Systems and methods for variable data processing using a central queue
|
|
US2011264979A1
|
|
Error-correction decoder employing extrinsic message averaging
|
|
US2011119056A1
|
|
Subwords coding using different interleaving schemes
|
|
US2010042806A1
|
|
Determining index values for bits of binary vector by processing masked sub-vector index values
|
|
US8196010B1
|
|
Generic encoder for low-density parity-check (LDPC) codes
|
|
US8065598B1
|
|
Low latency programmable encoder with outer systematic code and low-density parity-check code
|
