|
US2011246862A1
|
|
Hard input low density parity check decoder
|
|
US2010275088A1
|
|
Low-latency decoder
|
|
US2010131819A1
|
|
LDPC decoder variable node units having fewer adder stages
|
|
US2010107030A1
|
|
LDPC decoders using fixed and adjustable permutators
|
|
US2010202082A1
|
|
Systems and methods for variable fly height measurement
|
|
US2009199071A1
|
|
Systems and methods for low cost LDPC decoding
|
|
US2008301527A1
|
|
Systems and methods for joint LDPC encoding and decoding
|
|
US2007174643A1
|
|
Systems and methods for low power bus operation
|
|
US2007076824A1
|
|
Method and apparatus for storing survivor paths in a Viterbi detector using systematic pointer exchange
|
|
DE19604154A1
|
|
Two-wire bus multiple control system for model railway
|
