|
US8843805B1
|
|
Memory error protection using addressable dynamic ram data locations
|
|
US2013212296A1
|
|
Flow cache mechanism for performing packet flow lookups in a network device
|
|
US2013103474A1
|
|
Determining a value for a coupon
|
|
US2010287227A1
|
|
Systems and methods for identifying a processor from a plurality of processors to provide symmetrical request and response processing
|
|
US2010322076A1
|
|
Systems and methods for retaining source IP in a load balancing multi-core environment
|
|
US8798057B1
|
|
Methods and apparatus to implement except condition during data packet classification
|
|
US8675648B1
|
|
Methods and apparatus for compression in packet classification
|
