|
US2004268207A1
|
|
Systems and methods for implementing a rate converting, low-latency, low-power block interleaver
|
|
US2004161055A1
|
|
Decision directed carrier recovery using the CORDIC algorithm
|
|
US2004121749A1
|
|
System throughput enhancement using an intelligent channel association in the environment of multiple access channels
|
|
US2004152418A1
|
|
Unified digital front end for IEEE 802.11g WLAN system
|
|
US2004169530A1
|
|
Method and apparatus for robust biasing of bipolar and BiCMOS differential architectures
|
|
US2004106381A1
|
|
Transmit signal cancellation in wireless receivers
|
|
US2004104832A1
|
|
High dynamic linearity current-mode digital-to-analog converter architecture
|
|
US2004008133A1
|
|
High linearity digital-to-analog converter
|
|
US2004008017A1
|
|
Low voltage large swing/high linearity analog buffer with servo amplifier and feedback loop
|
|
US2003220112A1
|
|
System and method for enabling the use of spatially distributed multichannel wireless access points/base stations
|
|
US7016654B1
|
|
Programmable power-efficient front end for wired and wireless communication
|
|
US6597299B1
|
|
Compensation techniques for electronic circuits
|
|
US6661365B1
|
|
Circuit architectures and methods for A/D conversion
|
|
US6650265B1
|
|
Method and architecture for varying power consumption of a current mode digital/analog converter in proportion to performance parameters
|
|
US6621439B1
|
|
Method for implementing a segmented current-mode digital/analog converter with matched segment time constants
|
