|
US2014003147A1
|
|
Optimized erase operation for non-volatile memory with partially programmed block
|
|
US2013314995A1
|
|
Controlling Dummy Word Line Bias During Erase In Non-Volatile Memory
|
|
US2013301351A1
|
|
Channel boosting using secondary neighbor channel coupling in non-volatile memory
|
|
US2013163342A1
|
|
Program temperature dependent read
|
|
US2013070524A1
|
|
On chip dynamic read for non-volatile storage
|
|
US2012033500A1
|
|
Natural threshold voltage distribution compaction in non-volatile memory
|
|
US2012014184A1
|
|
Programming non-volatile memory with bit line voltage step up
|
|
US2011182121A1
|
|
Data recovery for non-volatile memory based on count of data state-specific fails
|
|
US2011122692A1
|
|
Programming non-volatile memory with a reduced number of verify operations
|
|
US2011110153A1
|
|
Data state-dependent channel boosting to reduce channel-to-floating gate coupling in memory
|
|
US2011032757A1
|
|
Programming memory with reduced pass voltage disturb and floating gate-to-control gate leakage
|
