|
US6496544B1
|
|
Digital computing system having adaptive communication components
|
|
US6128639A
|
|
Array address and loop alignment calculations
|
|
US6055157A
|
|
Large area, multi-device heat pipe for stacked MCM-based systems
|
|
US6092226A
|
|
Fabrication of test logic for level sensitive scan on a circuit
|
|
US5946496A
|
|
Distributed vector architecture
|
|
US5913069A
|
|
Interleaving memory in distributed vector architecture multiprocessor system
|
|
US6018459A
|
|
Porous metal heat sink
|
|
US5970232A
|
|
Router table lookup mechanism
|
|
US6101181A
|
|
Virtual channel assignment in large torus systems
|
|
US6085303A
|
|
Seralized race-free virtual barrier network
|
|
US6116915A
|
|
Stop align lateral module to module interconnect
|
|
US5987626A
|
|
Precise detection of errors using hardware watchpoint mechanism
|
|
US5960081A
|
|
Embedding a digital signature in a video sequence
|
|
US5895501A
|
|
Virtual memory system for vector based computer systems
|
|
US5940625A
|
|
Density dependent vector mask operation control apparatus and method
|
|
US5737194A
|
|
Input/output module assembly
|
|
US5900023A
|
|
Method and apparatus for removing power-of-two restrictions on distributed addressing
|
|
US5694028A
|
|
Method and apparatus for adjusting the power supply voltage provided to a microprocessor
|
|
US5805788A
|
|
Raid-5 parity generation and data reconstruction
|
|
US5761534A
|
|
System for arbitrating packetized data from the network to the peripheral resources and prioritizing the dispatching of packets onto the network
|
