|
US7043518B2
|
|
Method and system for performing parallel integer multiply accumulate operations on packed data
|
|
US6874049B1
|
|
Semaphores with interrupt mechanism
|
|
US6738837B1
|
|
Digital system with split transaction memory access
|
|
US6708259B1
|
|
Programmable wake up of memory transfer controllers in a memory transfer engine
|
|
US6711655B1
|
|
Finding available memory space by finding its associated memory transfer controller
|
|
US6912673B1
|
|
Bus analyzer unit with programmable trace buffers
|
|
US6810455B2
|
|
Bus arbitration system and method for carrying out a centralized arbitration with independent bus request and grant lines
|
|
US6931466B2
|
|
Reprogrammable input-output pins for forming different chip or board interfaces
|
