WO2005069578A1
|
|
Method and apparatus for network intrusion detection system
|
US7072996B2
|
|
System and method of transferring data between a processing engine and a plurality of bus types using an arbiter
|
US2002188871A1
|
|
System and method for managing security packet processing
|
TWI230863B
|
|
Input/output system and method for transferring control and data, and arbiter for coordinating data communication
|
TW589846B
|
|
Method and system for high-speed processing IPSec security protocol packets
|
TWI237965B
|
|
Single-pass cryptographic processor and method
|
TW575816B
|
|
Method and apparatus for creating a message digest using a parallel, one-way hash algorithm
|
TWI225355B
|
|
Method and apparatus for creating a message digest using a multiple round one-way hash algorithm
|
US7213148B2
|
|
Apparatus and method for a hash processing system using integrated message digest and secure hash architectures
|
US7249255B2
|
|
Apparatus and method for a hash processing system using multiple hash storage areas
|
TW564624B
|
|
Non-invasive SSL payload processing for IP packet using streaming SSL parsing
|
US7215667B1
|
|
System and method for communicating IPSec tunnel packets with compressed inner headers
|
US6825509B1
|
|
Power distribution system, method, and layout for an electronic device
|
US6990199B2
|
|
Apparatus and method for cipher processing system using multiple port memory and parallel read/write operations
|
US6973470B2
|
|
Circuit and method for performing multiple modulo mathematic operations
|
US7194088B2
|
|
Method and system for a full-adder post processor for modulo arithmetic
|
US7194766B2
|
|
Method and system for high-speed processing IPSec security protocol packets
|
US6937727B2
|
|
Circuit and method for implementing the advanced encryption standard block cipher algorithm in a system having a plurality of channels
|
US6760739B2
|
|
Pipelined digital randomizer based on permutation and substitution using data sampling with variable frequency and non-coherent clock sources
|
US6507247B2
|
|
Circuit and method for generating a variable frequency clock signal
|