|
US2014054711A1
|
|
System and method for a vertical tunneling field-effect transistor cell
|
|
US2012319180A1
|
|
Semiconductor device having a post feature and method of manufacturing the same
|
|
US8183644B1
|
|
Metal gate structure of a CMOS semiconductor device
|
|
US2012074498A1
|
|
Method and apparatus for improving gate contact
|
|
US2012001259A1
|
|
Method and device with gate structure formed over the recessed top portion of the isolation structure
|
|
US2011227167A1
|
|
Reduced substrate coupling for inductors in semiconductor devices
|
|
US2011221009A1
|
|
Method and apparatus for reducing gate resistance
|
|
US2011220963A1
|
|
Method and apparatus of forming bipolar transistor device
|
|
US2011195549A1
|
|
Gate stack for high-K/metal gate last process
|
|
US2011057267A1
|
|
Polysilicon design for replacement gate technology
|
