|
US2013091319A1
|
|
Cross-boundary hybrid and dynamic storage and memory context-aware cache system
|
|
US2013067156A1
|
|
Double data rate controller having shared address and separate data error correction
|
|
US2013067157A1
|
|
Semiconductor storage device having multiple host interface units for increased bandwidith
|
|
US2013054870A1
|
|
Network-capable raid controller for a semiconductor storage device
|
|
US2013031299A1
|
|
Disk input/output (i/o) layer architecture having block level device driver
|
|
US2013024594A1
|
|
Semiconductor storage device-based data restoration
|
|
US2013013848A1
|
|
Redundant array of independent disk (RAID) controlled semiconductor storage device (SSD)-based system having a high-speed non-volatile host interface
|
|
US2012331221A1
|
|
Semiconductor storage device-based high-speed cache storage system
|
|
US2012331338A1
|
|
Two-way raid controller with programmable host interface for a semiconductor storage device
|
|
US2011252250A1
|
|
Semiconductor storage device memory disk unit with multiple host interfaces
|
|
US2012317335A1
|
|
Raid controller with programmable interface for a semiconductor storage device
|
|
US2011252177A1
|
|
Semiconductor storage device memory disk unit with programmable host interface
|
|
US2012317336A1
|
|
Two-way raid controller for a semiconductor storage device
|
|
US2012278550A1
|
|
System architecture based on raid controller collaboration
|
|
US2012278819A1
|
|
Polling-driven device driver interface
|
|
US2012278527A1
|
|
System architecture based on hybrid raid storage
|
|
US2012278526A1
|
|
System architecture based on asymmetric raid storage
|
|
US2012250436A1
|
|
Impedance matching between FPGA and memory modules
|
|
US2012254527A1
|
|
Dynamic random access memory for a semiconductor storage device-based system
|
|
US2012254501A1
|
|
System architecture based on flash memory
|
