Handling conditional processing in a single instruction multiple datapath processor architecture
US6931518B1
Branching around conditional processing if states of all single instruction multiple datapaths are disabled and the computer program is non-deterministic
US6732253B1
Loop handling for single instruction multiple datapath processor architectures
US6665768B1
Table look-up operation for SIMD processors with interleaved memory systems
US6678806B1
Apparatus and method for using tagged pointers for extract, insert and format operations
