|
US2019265977A1
|
|
Multi-thread processor with multi-bank branch-target buffer
|
|
US2018129498A1
|
|
Micro-op fusion for non-adjacent instructions
|
|
US2018129500A1
|
|
Single-thread processing of multiple code regions
|
|
WO2017203442A1
|
|
Processor with efficient reorder buffer (rob) management
|
|
US2017337062A1
|
|
Single-thread speculative multi-threading
|
|
US2018157492A1
|
|
Memory access control for parallelized processing
|
|
WO2017072615A1
|
|
Hardware-based run-time mitigation of conditional branches
|
|
US2018095766A1
|
|
Flushing in a parallelized processor
|
|
CN107710153A
|
|
Processor with effective memory access
|
|
US2018004627A1
|
|
Sequential monitoring and management of code segments for run-time parallelization
|
|
US2017277538A1
|
|
Speculative multi-threading trace prediction
|
|
US2017123797A1
|
|
Hardware-based run-time mitigation of conditional branches
|
|
US2016179536A1
|
|
Early termination of segment monitoring in run-time code parallelization
|
|
CN107430511A
|
|
Parallel execution based on the command sequence monitored in advance
|
|
EP3238040A1
|
|
Run-time code parallelization with continuous monitoring of repetitive instruction sequences
|
|
US2017161066A1
|
|
Run-time code parallelization with independent speculative committing of instructions per segment
|
|
US9430244B1
|
|
Run-time code parallelization using out-of-order renaming with pre-allocation of physical registers
|
|
US2017010972A1
|
|
Processor with efficient processing of recurring load instructions
|
|
US2017010971A1
|
|
Processor with efficient processing of recurring load instructions from nearby memory addresses
|
|
US2017010892A1
|
|
Processor with efficient memory access
|
